Introduction
Germanium (Ge) has been intensively investigated as a high-mobility channel material alternative to silicon (Si). Formation of a high quality interfacial layer between the dielectric and Ge substrate is one of the crucial challenges regarding the fabrication of Ge metal-oxide-semiconductor (MOS) devices (1). Therefore, achieving a Ge gate stack with interface state density D it compared to Si is essential for the competitive device performance. GeO 2 has been identified as a potential candidate for an interfacial layer (IL) due to effective Ge surface passivation with D it in the range of 10 11 cm -2 eV -1 (1). In order to achieve scaled effective oxide thickness (EOT) a combination of GeO 2 IL and a high-k dielectric is needed. However, it was shown that employing a conventional high-k dielectric such as HfO 2 degrades the electrical properties of Ge gate stacks due to intermixing of GeO 2 and HfO 2 (2) . On the other hand, low interface state density in the range of 10 11 cm -2 eV -1 has been achieved while employing Al 2 O 3 barrier (3) as well as rare earth oxides such as Y 2 O 3 (4) . Therefore, a high-k rare-earth oxide with sufficient band offsets could be a good candidate for a high-k dielectric in Ge/GeO 2 gate stacks.
Rare-earth thulium oxide (Tm 2 O 3 ) provides a high dielectric constant k~16 (5) and sufficient valence (3.05 eV) and conduction (2.05 eV) band offsets (6) for a high-k dielectric layer on Ge. In this work we investigate the effect of Tm 2 O 3 deposition on high-quality Ge/GeO 2 interfaces. The impact of the post-deposition anneal (PDA) ambient, temperature and time on the interface state density, capacitance equivalent thickness (CET) and fixed charge in the gate stack is examined.
Experiments
MOS capacitors were fabricated to evaluate the electrical properties of Ge/GeO x /Tm 2 O 3 gate stacks. The process flow is depicted in Figure 1 . In order to fabricate MOS capacitors, n-type Ge (100) substrates with doping concentration of ~10 15 cm -3 were cleaned with acetone, propanol and O 2 plasma. After native germanium oxide was removed with aqueous HF and HCl solutions and de-ionized water, the samples were immediately loaded into the rapid thermal anneal (RTA) chamber where oxidation was carried out at 550 °C for 5 s to 5 min. The temperature in the chamber is controlled by a pyrometer which is calibrated to a Si wafer, and oxidation is performed by placing a Ge substrate piece on a Si carrier wafer. The temperature of the Ge sample is thus lower than that of the Si wafer. After oxidation, the samples were loaded to atomic layer deposition (ALD) chamber where 40 cycles (~7 nm) of Tm 2 O 3 were deposited using TmCp 3 and H 2 O as precursors. Then some of Ge/GeO x /Tm 2 O 3 gate stacks were annealed in different ambients (O 2 , O 3 , N 2 and H 2 /N 2 ) and temperatures (350 -550 °C). Reference samples without Tm 2 O 3 deposition or without PDA were also fabricated. Al gate metal was deposited by physical vapor deposition and patterned.
MOS capacitors were electrically characterized with capacitance-voltage (CV) measurements. Interface state density in the midgap was evaluated from CV curves using a method described in (7) . Some of the samples were investigated by X-ray photoelectron spectroscopy (XPS) measurement in a chamber with a base pressure of 5·10 -10 mbar and using Al Kα X-ray (1486.6 eV) source. The Ge 3p spectra were calibrated using a measured GeO 2 /Ge substrate, and the position of its elemental germanium peak was used as a reference for all samples.
Results and Discussion
The impact of Tm 2 O 3 deposition on Ge/GeO 2 gates Germanium MOS capacitors with Ge/GeO 2 gates and interface state density in the midgap below 5·10 11 cm -2 eV -1 have already been realized by thermal oxidation in RTA chamber (7) . The influence of Tm 2 O 3 deposition by ALD on these high-quality Ge/GeO 2 interfaces was determined by depositing a Tm 2 O 3 layer on Ge/GeO 2 stacks with varying GeO 2 thicknesses. Interface state density values in the midgap were extracted from the MOS capacitor CV measurements and are displayed in Figure 2 . Tm 2 O 3 deposition degrades D it in the midgap up to 5 times for low GeO 2 thickness (total CET < 5 nm). However, even for thick GeO 2 (total CET ≥ 9 nm) D it is ~9·10 11 cm -2 eV -1 which is around two times higher than in reference MOS capacitors with Ge/GeO 2 gate stack. It is clear that the ALD Tm 2 O 3 layer deposition has a detrimental effect on the Ge/GeO 2 interface quality. Figure 2 ). The impact of the anneals on D it and CET is summarized in Figure 3 . It was found that PDA in N 2 , H 2 /N 2 or O 2 at temperatures below 500 °C does not significantly influence neither D it , nor CET. PDA in ozone at 350 °C or N 2 at 500 °C slightly reduces D it to ~1·10 12 cm -2 eV -1 without an increase in CET. On the other hand, O 2 anneal at 500-550 °C significantly reduces the interface state density to similar values as in Ge/GeO 2 gates. O 2 PDA, however, increases the CET of the samples, and to a higher extent for higher PDA temperatures suggesting that GeO x growth occurs during oxidation. This is further confirmed by XPS measurement of Ge/GeO x /Tm 2 O 3 stacks before and after O 2 PDA at 500 °C. The obtained Ge 3p spectra are displayed in Figure 4 . The ratio between GeO x peak and Ge elemental peak in Ge 3p spectra grows after PDA in O 2 confirming the growth of GeO x . Moreover, in both spectra, before and after PDA, the difference between GeO x peak and Ge elemental peak did not change suggesting that germinate was not formed after anneal. The binding energy difference is 2.6 eV which corresponds to Ge 3+ oxidation state.
Even though O 2 PDA at 500 °C offers the lowest D it values, a 5 min anneal also increases the CET of the gate stack, which is unwanted for scaled MOS devices. Therefore, the impact of the anneal time was investigated. The results are shown in Figure 5 where D it and CET values versus PDA time are displayed. It is shown that 1 min anneal is sufficient to decrease D it to <5·10 11 cm -2 eV -1 , and further oxidation does not improve the interface quality. CET also remains approximately the same after 1 min anneal but eventually starts increasing when oxidation continues. Therefore, O 2 PDA at 500 °C for 1 min is concluded to be appropriate for Ge/GeO x /Tm 2 O 3 gates since low D it values can be achieved without increasing CET. Work function of Al electrode as well as fixed charge density N f of Ge/GeO 2 gates were calculated from flatband voltage V FB versus EOT plot which is displayed in Figure 6 . The intercept is 0.11 V implying that Al work function is 4.34 eV which is in line with values calculated from Si/SiO 2 /Al MOS capacitors using the same method (8 oxidation state since an oxygen vacancy in GeO 2 has been shown to be responsible for positive fixed charge near Ge/GeO x interface (9) . The shift of the CV curve due to increased fixed charge is displayed in Figure 7a . Fixed charge reaches ~2.5·10 12 cm -2 already after 1 min anneal (see Figure 7b ) during which time D it drops to <5·10 11 cm -2 eV -1 . Longer PDA does not significantly influence the fixed charge density. The correlation between decreasing interface state density and increasing fixed charge density suggests that the defects that were caused by ALD might be responsible for both, and PDA changes the energy level of the defects which turns interface states into fixed oxide charge.
Conclusion
It has been shown that Tm 2 O 3 layer deposition by ALD increases D it in high quality Ge/GeO 2 interfaces (D it < 5·10 11 cm -2 eV -1 ). While interface state density is increased at least two times in all Ge/GeO x /Tm 2 O 3 MOS capacitors with varying GeO x thickness, this effect is much greater for the ones with thinnest GeO x (< 3 nm) when D it increases up to 5 times. Nevertheless, optimized annealing conditions (O 2 RTA at 500 °C for 1 min) can reverse this effect and provide Ge/GeO x /Tm 2 O 3 gate stacks with low interface state density in the midgap (D it < 5·10 11 cm -2 eV -1 ) without increasing CET. While this PDA decreases D it , it has an opposite effect on the amount of fixed oxide charge which is increased to ~2.5·10 12 cm -2 . This result suggests that the defects introduced during ALD are responsible for both interface states and fixed oxide charge.
